Digital Signals Integrity Tutorial Sonnet Microstrip Models



The College of New Jersey

Thanks to Sonnet's Application Engineer, Greg Kinnetz and the TCNJ Spring 2014 ELC 441 Digital Engineering Systems Class,

Adrian Alshuaili, Ricardo Alves, George Banis, Jason Boxer, Vincent Carbone, Stephen Coppi, Liliane DeSilva Costa, Orlando DeLaCruz, Daniel Fisher, Jordan Freedner, Pedro Gilberto Augusto, Andrew Gildea, David W. Hand, Christopher Liang, Matthew Loewenstein, joseph Maco, Alexander J. Manoski, Wayne Philip Marshall, Jared Ariel Milburn, Timothy Nugent, Jeffrey R. Owens, Kunal Saxena, Jason Robert Scott, Timothy Skinner, Christopher J. Smith, Edward R. Spencer, Nicholas Steponanko, and Yevgen Tkachuk

-- Professor Joe Jesson, jessonj@tcnj.edu 203-613-3344

Digital Engineering Systems

Outline

- Digital Design Introduction & Design Rules
- What are the Issues of HS Digital Design Today?
- Relationship between Time and Frequency Domain
 - Rise Time and Fourier Frequency Components
 - Digital Square Wave Generates Odd Harmonics
 - Relationship between the Logic Rise Time and Frequencies Generated
- Electromagnetic Modeling of PCB Traces
- PCB Microstrip Example
- EM Modeling of Transmission Lines (PCB Traces on FR4) using Sonnet
 - SONNET Tutorial 1 Terminated Microstrip Line => Build on FR4, Graph S11 in dB, Plot VSWR, Impedance on a Smith Chart,
 - SONNET Tutorial 2 Coupled Microstrip Lines => Plot the Near End Crosstalk (NEXT) using the dB[S21] S-parameter, Current Density
 - SONNET Tutorial Differential Pair Microstrip Lines => Extract S, Y, Z-parameter, Pi-model, N-coupled, Broadband, and Inductor Files
- Conclusions of Sonnet as a Digital Signals Integrity Simulation Tool
- SI Verification Tool Time Domain Reflectometry
- SI Verification Tool Eye Diagram Mask
- SI Verification Tool Bit Error Rate Tester (BERT)
- SI Verification Tool Vector Network Analyzer (VNA)
- Tutorial Conclusions
- Text References:
 - Hall, Hall, and McCall, High-Speed Digital System Design, John Wiley & Sons Inc., 2000
 - Johnson and Graham, High Speed Signal Propagation, Prentice Hall, 2003

Digital Design Introduction & Design Rules

The design guidelines today for high-speed Digital Signal Integrity require, as standard:

- All PCB traces need to be terminated at a controlled impedance
- Reduce Impedance & inductive elements in the return path
- Avoid Branched Routing Topology
- Design Low-Impedance ground and power distribution paths
- Understand how Connectors and Vias change the impedance

Note: Beginning digital engineers often make a mistake in not terminating the input – ALL High-impedance (Hi-Z) inputs must be terminated otherwise intermittent results can occur and/or Electro-static Discharge (ESD) can damage the IC.

Advanced Digital Design Introduction

What are the Issues of HS Digital Design Today?

Digital Problems are Manifest in Many Ways and Potential Root Cause Indicated:

- Specific "ONE" bits are read as "ZERO" or
- Transmitted "ZERO" bits are read as "ONE" Intersymbol Interference (ISI) due to Impedance Mismatch Impedance Discontinuities Ground Loop, dI/dT
- Jitter (Timing Jitter)

 Thermal Noise
 Cross Talk
 Noisy Ground Connections

Jitter testing is of growing importance to engineers, as system clock frequencies are increasing inducing intersymbol interference. Current motherboards have high-speed serial bus architectures with rise time of <170 picoseconds and also engineering attention has to be focused on proper buss termination.

Relationship between Time and Frequency Domain

Fourier Frequency Components

FOURIER SERIES – Digital Signals are composed of an infinite number of sinusoidal functions A SQUARE WAVE: Y = 0 for $-\pi < x < 0$ and Y=1 for $0 < x < \pi$.



Relationship between Time and Frequency Domain

Digital Square Wave Generates Odd Harmonics

Actual Spectrum plot generated by Digital Square Waves which illustrates the Frequencies Generated by a 100ps rise time (Tr of ECL Logic Family)



<u>Weisstein, Eric W.</u> "Fourier Series--Square Wave." From <u>MathWorld</u>--A Wolfram Web Resource.<u>http://mathworld.wolfram.com/FourierSeriesSquareWave.html</u>

Relationship between the Logic Rise Time and Frequencies Generated



DIGITAL LOGIC FAMILY	TYPICAL RISE TIME	CALCULATED SIGNAL BW
Transistor Transistor-Logic (TTL)	15 ns	24 MHz
Low-Power Schottky TTL (LSTTL)	2 ns	175 MHz
Complementary Symmetry Metal Oxide Semiconductor (CMOS)	1.5 ns	230 MHz
Gunning Transceiver Logic (GTL)	1 ns	350 MHz
Low-Voltage Differential Signaling (LVDS)	400 ps	875 MHz
Emitter-Coupled Logic (ECL)	100 ps	3.50 GHz
Gallium Arsenide Logic (GaAs)	40 ps	8.75 GHz

Relationship between the Logic Rise Time and Frequencies Generated



How do we get this Rule-of-Thumb Rise Time to Frequency Equation?

$$F = \frac{0.35}{Tr}$$

It can be derived from the response of a step function into a filter & time constant tau:

$$V = V_{input}(1 - e^{-t/\tau})$$

Setting V=0.1V $_{\rm input}$ and V=0.9V $_{\rm input}$, calculate the 10-90% risetime in terms of the time constant

$$t_{10-90\%} = t_{90\%} - t_{10\%} = 2.3\tau - 0.105\tau = 2.195\tau$$

The frequency response of a 1 pole network is $F_{3dB} = \frac{1}{2\pi\tau} \rightarrow \tau = \frac{1}{2\pi F_{3dB}}$ Substituting into the step response yields: $t_{10-90\%} = \frac{1.09}{\pi F_{3dB}} = \frac{0.35}{F_{3dB}}$

Electromagnetic Modeling of PCB Traces

- Microstrip is a commonly used transmission line configuration in a mixed signal Printed Circuit Board (PCB) designs.
- There are closed form equations that are useful for initial transmission line calculations
- Most practical PCB circuits are quite complex and quickly exceed the limitations of the equations.
- For a more complete understanding of transmission line based circuits, an electromagnetic (EM) model is required.
- Sonnet is a useful tool for Planar EM Simulation.

Advanced Digital Design Introduction

PCB Microstrip Example

- ELECTRIC FIELD



Sketch of the Electric and Magnetic Fields surrounding the trace "wire" on an FR4 substrate



Microstrip transmission lines are often found on the top and bottom layers of PCB's. They consist of a trace with a dielectric material and groundplane below. The trace might be exposed to air above it or covered with soldermask.

There are numerous equations in papers, books, and software calculators, which yield good initial values for microstrip transmission line quantities. One of the most important is the Characteristic Impedance Zo. A decent rule of thumb is that the width of a microstrip trace should be approximately twice the dielectric layer height in order to produce a Zo of 50 Ohms. This assumes an FR-4 dielectric material, which has an approximate Relative Permitivity of 4.4.

¹ Hall, Hall, and McCall, *High-Speed Digital System Design*, John Wiley & Sons Inc., 2000: 7 - 41

Advanced Digital Design Introduction

PCB Microstrip Example

AppCAD - [Microstrip]	
<u>File</u> <u>Calculate</u> <u>Select</u> Parameters <u>Options</u> <u>H</u> elp	
Microstrip	Main Menu [F8
$W \rightarrow 24$	Calculate Z0 [F4]
12 τ 1.4 1000 1000	Z0 = 47.11 Ω
	Elect Length = 0.153 λ
	Elect Length = 55.0 degrees
	1.0 Wavelength = 6539.958 mil
-> Enter custom Er value	Vp = 0.554 fraction of c
Frequency: 1 GHz 💌	8 eff = 3.257
Length Units: mils	W/H = 2.000

Here is a screenshot from the freely available AppCAD program from Agilent/Avago¹. In it dimensions for a microstrip transmission line have been entered and the Zo computed. Note that the rule of thumb (W=2*H, for 50 Ohms Zo) is fairly accurate.

National Instruments/AWR offers a similar program called TXLINE.

¹ AppCAD Utility Page: http://www.avagotech.com/pages/appcad

- Sonnet uses a Method of Moments analysis technique to generate frequency domain data for transmission line structures.
- The particular EM solver formulation is laterally closed, which places Perfect Electric Conductor (PEC) shielding walls around the modelspace.
- It is straightforward to create or import circuit layouts in Sonnet.
- There is even a no-cost version of Sonnet (Sonnet Lite), which we will use in the following slides, to analyze some basic PCB transmission line structures. (Sonnet Lite 14.53 is used).
- For more information and to download Sonnet Lite, please visit the Sonnet Lite website at: http://www.sonnetsoftware.com/products/lite/.
- Please see the Sonnet documentation for detailed help to get started and setup models.

SONNET Tutorial – Terminated Microstrip Line

This exercise will go through the creation of a simple microstrip transmission line terminated in a ideal, 50 Ohms resistor. We will use the dimensions and materials noted on the previous slides.

The purpose is to acquaint beginners with the basic use of Sonnet to design and analyze transmission lines for various purposes.

When you open a new project a blank layout window will appear. There is a Quick Start Guide window that can assist in model creation. To keep the interface clear we won't use the Quick Start Guide in this tutorial and instead use the highlighted Menu Bar, Tool Bar, Tool Box, and Stackup Manager

Sonnet Project Editor - [untitle	ed]					
🛛 🎾 <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>T</u> ools	<u>M</u> odify <u>C</u> ircuit	<u>A</u> nalysis	<u>P</u> roject	<u>W</u> indow	<u>H</u> elp	_ B ×
🛅 🗁 🔛 🖶 🗶 🛍 Li	i 🏹 🗊 🍳	2 2	🖑 🏟	ം 🎁	l a (o	▼ Ⅲ ↓ 🖉 💷
Stackup Manager ? X						A
TOP Unnamed		· ·		· · · ·	· ·	
GND						
		· ·		· · ·	· ·	Quick Start Guide 83
Toolbox 🛛		· ·			· ·	This guide will help you
😼 🛋 🤸						your circuit.
						Select method of circuit creation:
						Draw manually in Sonnet Import circuit layout
🐼 🗟 🖼		· ·			· ·	
						Don't show me Quick Start Guide Next > Close Help
	+→ ∢					
Click or drag to select objects,	drag to move ther	n			x,y: 180	0.0, 120.0 mils 1.0x Pointer

SONNET Tutorial – Terminated Microstrip Line

The first step is to use the menu command Circuit => Units and ensure the desired units are set. We will use a length unit of mils so the default setting is correct.

At this point it is a good idea to save the project under a meaningful name. Please continue to save the project at various points after making changes.

Units-untitled		? 🔀
Unit Definitions		
Length mils	Frequency	GHz ▼
Resistance Ohms	Conductivity	S/m 🔹
Inductance nH	• Resistivity	Ohm-cm 👻
Capacitance pF	▼ Sheet Resistance	Ohms/sq 🔹
🔲 Remember settings		
Applying new units will:		
Maintain Physical (exal)	ample: 10mm length converts	s to 1 cm)
🔘 Maintain Value (examp	ole: 10 mm length converts to	o 10 cm)
ОК	Cancel	Help

SONNET Tutorial – Terminated Microstrip Line

The next few steps do not necessarily have to be completed in a specific order. We will define the dielectric layers next. This dialog box can be accessed using the menu command Circuit -> Dielectric Layers or right click on the Stackup Manager and select the same command.

In this example, we need to manually enter an Air layer and FR-4 material from the library. Layer thicknesses are not stored in the library and must be manually entered.

	Thickness (mils)	Mat. Name	Erel	Dielectric Loss Tan	Cnd, Res S/m, Ohm-cm	Above
0.	50.0	✓ Air	1.0	0.0	Cnd:0.0	Below
	12.0	▼ FR-4	4.4	0.02	Cnd:0.0	Edit
						E Up Down
						Delete

SONNET Tutorial – Terminated Microstrip Line

We will define the metal type next. This dialog box can be accessed using the menu command Circuit -> Metal Types or right click on the Stackup Manager and select the same command.

In this example, we need to define a 1oz Copper metal type using the Add Planar button. Once this is defined, we can save some time in the future by assigning the "1oz_Copper" metal type for new planar metal in the pulldown list.

Metal Types-1microstrip_line_terminated.son	? ×
Lossless: Planar and Via: Cnd:INF	Default metal for New Planar
unused 1oz_Copper: Planar Normal: Cnd:5.8e7 T:1.4 CR:1	1oz_Copper 🔻
	New Via Lossless 🔻
	Add Planar
	Add Via
	Edit
	Сору
	Remove
	+ Library
OK Apply Cancel Help	

SONNET Tutorial – Terminated Microstrip Line

We will define the analysis box next. This sets the X x Y size of the dielectric layers. This dialog box can be accessed using the menu command Circuit -> Box

In this example, we will use a 500 x 400 mil box size and a 2 x 2 mil cell size (grid). The idea is to have a large enough PCB size to allow for your circuit and use a fine enough grid to handle the dimensions you plan to use. The grid size is inversely proportional to the model size, so it must be selected carefully.

We can also set the top and bottom cover metal types. In this example, we will set the bottom cover to the 1oz_Copper metal type to capture lossy groundplane effects in the model.

Box Settings-1mic	rostrip_line_terminated.son			? 💌
Sizes	×	Y		Covers Top Metal
Cell Size	2.0	2.0	🗖 Lock	Lossless -
Box Size	500.0	400.0	🗖 Lock	Bottom Metal
Num. Cells	250 🗸	200 -	Lock	1oz_Copper 🔹
	Set Box Size	e with Mouse Calculator		Symmetry
	Current Units:	mils		Estimate Memory
(ОК Ар	oply Can	cel	НеІр

SONNET Tutorial – Terminated Microstrip Line

The project should look like the image shown here. Ensure the Level indicator is set to "0" and then we can begin adding the traces.



SONNET Tutorial – Terminated Microstrip Line

We are ready to draw the traces now. There are numerous commands than can be used to create layouts inside Sonnet. You can also import existing layouts using the available translators. We will use the command Tools -> Add Metallization -> Rectangle. Enter the values 400 and 24 as

shown in the image.

Rectangle Attri	butes		
Width	400.0		Width -
Height	24.0		Height
	OK Cancel	Help	

SONNET Tutorial – Terminated Microstrip Line



SONNET Tutorial – Terminated Microstrip Line

To position the trace more precisely, we can select it and then use the menu command Modify -> Center -> Vertically. We can also use the keyboard and enter "@" and then the x.v coordinate for a relative move. Yet another way to move the polygon one grid at a time is to use the keyboard command Shift arrow up, Shift arrow left, etc.

The goal is to have the trace centered and have the left edge against the substrate edge.



SONNET Tutorial – Terminated Microstrip Line

Sonnet Project Editor - [1microstrip_line_terminated.son*] - O X Use similar steps to add 🕻 File Edit View Tools Modify Circuit Analysis Project Window Help _ 8 × a 20 x 24 mil polygon X 🖻 🖆 🍋 🐼 🍳 🥄 😤 🚸 🎲 🕼 🕼 🕼 嘂 🔶 🥟 💷 • and position it against the right edge of the ? X Stackup Manager substrate TOP Air FR-4 GND Toolbox 23 ×. 3 -7. ovo H 0 67 0, 111 Click or drag to select objects, drag to move them x,y: 186.0, 70.0 mils 1.0x Pointer

SONNET Tutorial – Terminated Microstrip Line

lice the menu	22 Sonnet Project Editor - [1mic	crostrip_line_terminated.son]	
command Tools -> Add	<u> File Edit View T</u> ools	Modify <u>Circuit</u> <u>Analysis</u> <u>Project</u> <u>Window</u> <u>Help</u>	_ 8 ×
Component -> Ideal,	🛅 🗀 🔛 🖶 🕹 🕹 🖬 🖞	🗄 💭 💭 🍳 🤍 🔾 🛠 💔 🏟 🏟 🎁 🖬 💷 🚽 🏢 🐥 🥢	> @ II)
and add a 50 Ohms	Stackup Manager ? X		A
resistor across the gap. This resistor will	ТОР		
function as a	Air		
termination for the	ED 4		
microstrip line.	GND		
Component Properties-1microstrip_line_terminated.so	n ? 💌		
General Physical Size		R= R=	R1 =50 Ohms
Component Type	Label		
Ideal Component 👻	R1		
Ideal Type	Terminal Width		
Resistor -	Feedline Width		
50 - Ohms			
		x,y: -10.0, 280.0 mils	1.0x Pointer
OK Apply	Cancel Help		

SONNET Tutorial – Terminated Microstrip Line

Use the menu command Tools -> Add Port add a port to the left edge of the trace. This port will behave as a Boxwall Port.

The port is inserted in an infinitesimally small gap between the edge of the trace and the analysis boxwall. The positive terminal of the port source connects to the trace edge and the negative terminal to the boxwall.

This port configuration causes the analysis boxwalls and potentially the box covers to be in the return current path and behave as a ground.



SONNET Tutorial – Terminated Microstrip Line

To make the Stackup Manager view more complete, we can right click on it and select Auto Create Tech Layers. This will place a Tech Layer in the stackup for the metal we created.

Technology Layers are similar to drawing layers that are found in various circuit layout and CAD tools. They provide a means to assign attributes to all polygons on a layer.



SONNET Tutorial – Terminated Microstrip Line

To complete the model setup, we need to specify a frequency sweep. We will use the default ABS sweep over a range of 0.1 to 3.0 GHz.

The ABS sweep uses an interpolation technique, where a limited number of frequency points are fully analyzed and fitted to equations. Once enough points have been analyzed, the full wideband response is computed, with a fine frequency step.

Analysis Setup-1microstrip_	ine_terminated.son	-?	×			
Options						
🗖 Compute Current	Density	Speed/Memory				
	Advanced					
Analysis Control						
Anahuse sweet (403)		•				
Start	Stop					
(GHz)	(GHz)					
0.1	3.0]				
ОК	Cancel	Help				

SONNET Tutorial – Terminated Microstrip Line

So in about 12			
straightforward steps,	Sonnet Subsection Viewe	er - [1microstrip_line_terminated.son (Subsections Only)]	
we have a model fully setup, ready to analyze.	ile <u>E</u> dit <u>V</u> iew <u>P</u> lo	ot <u>A</u> nimation <u>W</u> indow <u>H</u> elp	_ 8 ×
Before we start the	🗀 🖶 📭 📜 🐼 🤇	Q 🔍 💠 📫 🌆 🚺 🚽 💯 🖳 None 🚽	
analysis, it is a good	Subsections: 380 of 3	80	A
idea to subsection the			
Estimate Memory).			
Taking this step will			
give us an estimate of			
the model size and will			
checks. We can also			
view the subsectioning			
pattern.			=
Estimated Memory-1microstrip_line_terminated.son	8		
Estimated memory: 2 MB Subsection total: 380			
Subsections by level and type: Level 0:			
Staircase: 380			
	Ξ		
			-
	-	adout data values	1.0x Pointer
Close View Subsections	Help		
	neip		

SONNET Tutorial – Terminated Microstrip Line

Use the menu command Project -> Analyze to launch the Analysis Monitor and run the analysis. Information is displayed while the analysis is running and clear indication of when it is finished.

We can plot the data during the analysis or when it is finished. Just click the Response Viewer button in the Tool Bar.

Gui Sonnet Analysis Monitor: File Edit View Run Pr	Imicrostrip_line_terminated.son 2.59 GHz Finished on P oject <u>H</u> elp I 알 [11] 이 (11) 문) 또 (11) 때 (11	YTHON2 (Local)					
Memory: 2 MB Subs: 380 CM Cells: N/A	Project: 1microstrip_line_terminated.son Frequencies: 6 Discrete (291 Adaptive)			Time/Freq: 1 sec			
Threads: 1/4	100% : Analysis Finished						
	Analysis completed Thu Jul 17 12:27:28 201	14		Status Only <<			
	Project	Status					
Response Data	Project: 1microstrip_line_terminated.son 0.1 to 3.0 GHz ABS	Finished		Add Project(sj Remove Project			
Errors/Warnings				Move to Next			
Timing Info				Move Up			
Batch List				Move Down			

SONNET Tutorial – Terminated Microstrip Line

By default, a Cartesian graph of S11 in dB, will be plotted in the Response Viewer.



SONNET Tutorial – Terminated Microstrip Line



SONNET Tutorial – Terminated Microstrip Line



SONNET Tutorial – Coupled Microstrip Lines

We can save the previous model under a new name and quickly modify it to create a 4port coupled line model.

Below is a summary of the steps:

- 1) Delete the resistor and small polygon.
- 2) Use the menu command Tools -> Reshape to stretch the trace polygon to the right wall.
- Use copy/paste or Modify -> Move to create a second trace.
- 4) Use Modify -> Center -> Vertically to position the traces.
- 5) Add or edit the ports as required.



SONNET Tutorial –Coupled Microstrip Line

With this model we might be interested in the crosstalk between the traces. We can plot the Near End Crosstalk (NEXT) using the dB[S21] S-parameter.



SONNET Tutorial – Coupled Microstrip Line

From the Response Viewer, we can extract a number of output files that can be useful for time domain analysis:

<u>S, Y, Z-parameter file</u> – some time domain tools can work directly with S-parameter files. Historically, this approach has not been efficient.

<u>Pi-Model file</u> – This file contains a number of narrowband Pi model equivalent circuits. Typically, the circuit is somewhat human meaningful for simple models.

<u>N-Coupled Line file</u> – This extraction is useful in creating RLGC matrices for transmission line models. This file can then be associated with a Transmission Line element in SPICE or similar tool.

Broadband Model file - This file contains a single equivalent circuit for the whole frequency sweep. It contains sources and the circuit is not human meaningful.

Inductor Model file – There are two fixed topologies available for inductor fitting. These are physically meaningful equivalent circuits and can be inserted as schematics in time domain tools.

SONNET Tutorial – Coupled Microstrip Line

With a coupled line model, the N-Coupled Line output file is likely the most useful.

We can see the format and the RLGC matrices for the coupled transmission lines.

<u> </u>	indow <u>H</u> elp						- E
ormat	Data	Гуре					
pectre	- De-E	mbedded	•				
Include Comme	ents		🗹 Include Ada	ptive Data		High Precision	
ORMAT Freq:	L1:1	L2:1	L2:2				
	R1:1	R2:1	R2:2				
	C1:1	C2:1	C2:2				
	G1:1	G2:1	G2:2				
.0e8 : 2.926	31737e-7	1.652558	5e-8 2.92631	737e-7			
	3.13100	074923	0.06052021467	3.13100073	161		
	1.25105	07e-10	-2.763082e-12	2 1.2510507e	-10		
	0.00139	673611 -	-1.1373848e-5	0.00139673	612		
.1e8 : 2.923	37176e-7 1	.6537151	9e-8 2.92371	76e-7			
	3.23046	913598	0.07432332073	3.23046920	303		
	1.25105	e-10 -2	.762121e-12	1.25105e-10			
	0.00153	640055 -	-1.27936e-5	0.0015364005	6		
							1

SONNET Tutorial – Differential Pair Microstrip Lines

Many digital circuits use differential signal lines instead of single ended lines. We can work with differential pairs in Sonnet, simply by editing the port numbers and creating +/- port pairs.

Here we saved the previous model under a new name and configured it as a differential pair.

For some added data, the "Compute Current Density" box was checked under the Analysis Setup dialog box

SONNET Tutorial – Differential Pair Microstrip Lines

SONNET Tutorial – Differential Pair Microstrip Lines

Along with the frequency domain data, the Sonnet solver can also compute the current density. You can plot this data using the menu command Project -> View Current in the Project Editor window.

Shown here is the current density for the differential pair at 3 GHz. There is high current density on the trace edges, which is normal for high frequency circuits. There is also generally lower current density on the left side of the traces than on the right side. This is caused by the mismatch between the differential pair Zo value (92.1 Ohms) and the port terminations (50 Ohms). This is the standing wave effect.

Electromagnetic Modeling of Transmission Lines using Sonnet

Conclusions of Sonnet as a Digital Signals Integrity Simulation Tool

There are a number of SI applications that can be modeled and Simulated in Sonnet. Some useful ones are:

1. Compute Zo for unusual stackups and geometries - Many multilayer PCB designs use multiple materials with different Er values. It might also contain some asymmetry in the trace placement in the stackup. Sonnet allows the user to compute a Zo value.

2. Study various transmission line circuits with both single ended and differential excitation/termination.

- 3. Study the effect of multilayer vias in the signal path
- 4. Study crosstalk between transmission lines.

5. Study the influence of anisotropic laminate materials and metal roughness of copper foils on the signal path.

6. You can use Sonnet as a standalone tool where you create the geometry and layer stackup directly within the Sonnet Project Editor interface. You can also work within the Microwave Office framework and translate an existing layout into Sonnet. Both methods are quite useful. Sonnet also has nice interfaces into Agilent ADS and Cadence Virtuoso. Sonnet also reads and writes GDSII and DXF files

7. Sonnet does contain its own Response Viewer in which you can plot S, Y, Z-parameters, Zin, and other frequency domain quantities. Sonnet also computes Zo and Er effective at full analysis frequencies and these quantities can also be plotted.

8. Another feature is the equation capability in the Response Viewer. There are built-in equations or the user can define his/her own. An example of the built-in equations is Group Delay.

9. Sonnet can compute the current density within a circuit and Ground paths illustrated

SI Verification Tool – Time Domain Reflectometry (TDR)¹

SI Verification Tool – Eye Diagram Mask

SI Verification Tool – Bit Error Rate Tester (BERT)³

BERT data generation is a common inproduction serial digital data test instrument. This is useful in testing endto-end communications link. Wireless carriers like Verizon and AT&T use BERT testing daily to test end-to-end connectivity and to insure the link is operational. For development purposes, Jitter, Delays, and Sync errors can be injected and the tolerance for these specific data errors measured.

Digital pseudorandom patterns are generated and sent (see 2ch Tx), the remote node is set to "loopback, and the patterns are matched to what was sent and any errors are indicated as "n x 10⁻⁶ errors."

Local/Remote Node in Data Loopback Node

³ Johnson and Graham, *High Speed Signal Propagation*, Prentice Hall, 2003: 650

SI Verification Tool – Vector Network Analyzer (VNA)

The Vector Network Analyzer (VNA) measures the network parameters of a DUT in the frequency domain. Typically, reflected and transmitted signals are measured for a 2-port device. This information is usually displayed as S-parameters.

VNA S-parameter measurements are flexible and can yield a wealth of information about the DUT over wide or narrow frequency band.

This VNA measurement is of S11 with dB units. It is the measurement of the reflected signal at Port 1. More negative dB values indicate smaller reflected signal levels and therefore a better match between the DUT input impedance and the port termination value (typically 50 Ohms).

$$Z_{input(DUT)} = Z_0 \cdot \frac{1 + S_{11}}{1 - S_{11}} \qquad S_{11} = \frac{V_{reflected1}}{V_{incident1}} = \frac{Z_{input(DUT)} - Z_0}{Z_{input(DUT)} + Z_0}$$

- There are many Signal Integrity challenges in today's high speed digital designs.
- Digital design engineers need to take advantage of both the many software and hardware tools available to help understand Signal Integrity problems before releasing a design for manufacture.
- SONNET provides Digital SI simulation capabilities to model 3D planar circuits in the frequency domain
- Digital System tools Testing Methodology, such as TDR, VNR, BERT, Eye Diagram, are useful for In-practice Signals Integrity Verification & Diagnostics